





Chapter Overview General Concepts IA-32 Processor Architecture IA-32 Memory Management Gomponents of an IA-32 Microcomputer Input-Output System




3

- Basic microcomputer design
- Instruction execution cycle


- Reading from memory
- How programs run







Clock


- synchronizes all CPU and BUS operations
- machine (clock) cycle measures time of a single operation
- clock is used to trigger events






























Reading from Memory




- · Read Line (RD) set low
- •
- CPU waits one cycle for memory to respond • Read Line (RD) goes to 1, indicating that the data is on the data bus





Cache Memory

- · High-speed expensive static RAM both inside and outside the CPU.
 - · Level-1 cache: inside the CPU
 - · Level-2 cache: outside the CPU
- · Cache hit: when data to be read is already in cache memory
- · Cache miss: when data to be read is not in cache memory.






Multitasking


- OS can run multiple programs at the same time.
- Multiple threads of execution within the same program.
- Scheduler utility assigns a given amount of CPU time to each running program.
- · Rapid switching of tasks
 - · gives illusion that all programs are running at once
 - the processor must support task switching.

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

IA-32 Processor Architecture


- Modes of operation
- Basic execution environment
- Floating-point unit
- Intel Microprocessor history









- · Protected mode
 - 4 GB
 - 32-bit address
- · Real-address and Virtual-8086 modes
- 1 MB space
 - · 20-bit address


























Carry

- · unsigned arithmetic out of range
- Overflow
- signed arithmetic out of range
- Sign
 - result is negative
- Zero
 - result is zero
- Auxiliary Carry
 - carry from bit 3 to bit 4
- Parity
 - sum of 1 bits is an even number

















- Intel386
 - 4 GB addressable RAM, 32-bit registers, paging (virtual memory)
- Intel486
 - instruction pipelining
- Pentium
 - superscalar, 32-bit address bus, 64-bit internal data path


Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples


29

Intel P6 Family

Pentium Pro


- · advanced optimization techniques in microcode
- Pentium II
 - · MMX (multimedia) instruction set
- Pentium III
 - · SIMD (streaming extensions) instructions
- Pentium 4
 - · NetBurst micro-architecture, tuned for multimedia






Real-Address mode

- 1 MB RAM maximum addressable
- Application programs can access any area of memory
- Single tasking
- Supported by MS-DOS operating system





Calculating Linear Addresses

- Given a segment address, multiply it by 16 (add a hexadecimal zero), and add it to the offset
- Example: convert 08F1:0100 to a linear address

Adjusted Segment value	e: 0	8	F	1	0
Add the offset:		0	1	0	0
Linear address:	0	9	0	1	0
vine, Kip R. Assembly Language for Intel-Based Computers, 2003.	Web sit	e	Exa	Impl	es

Your turn						
What linear address corresponds to the segment/offset address 028F:0030?						
028F0 + 0030 = 02920						
Always use hexadecimal notation for addresses.						
Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples	36					

Your turn . . .

What segment addresses correspond to the linear address 28F30h?

Many different segment-offset addresses can produce the linear address 28F30h. For example:

28F0:0030, 28F3:0000, 28B0:0430, . . .

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. <u>Web site</u> <u>Examples</u>

Protected Mode (1 of 2)

- 4 GB addressable RAM
 (00000000 to FFFFFFFh)
- Each program assigned a memory partition which is protected from other programs
- Designed for multitasking
- Supported by Linux & MS-Windows


Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

38


37

Protected mode (2 of 2)

- · Segment descriptor tables
- Program structure
 - · code, data, and stack areas
 - CS, DS, SS segment descriptors
 - global descriptor table (GDT)
- MASM Programs use the Microsoft flat memory model










Paging

- · Supported directly by the CPU
- Divides each segment into 4096-byte blocks called pages
- Sum of all programs can be larger than physical memory
- Part of running program is in memory, part is on disk
- Virtual memory manager (VMM) OS utility that manages the loading and unloading of pages
- Page fault issued by CPU when a page must be loaded from disk





Motherboard


- · CPU socket
- External cache memory slots
- Main memory slots
- · BIOS chips
- Sound synthesizer chip (optional)
- Video controller chip (optional)
- IDE, parallel, serial, USB, video, keyboard, joystick, network, and mouse connectors


44

• PCI bus connectors (expansion cards)











Memory ROM · read-only memory EPROM · erasable programmable read-only memory · Dynamic RAM (DRAM) · inexpensive; must be refreshed constantly Static RAM (SRAM) · expensive; used for cache memory; no refresh required Video RAM (VRAM) · dual ported; optimized for constant video refresh · CMOS RAM · complimentary metal-oxide semiconductor system setup information · See: Intel platform memory (Intel technology brief: link address may change)

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples





- Serial
 - RS-232 serial port
 - one bit at a time
 - · uses long cables and modems
 - 16550 UART (universal asynchronous receiver transmitter)
 - · programmable in assembly language


Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples

50


Levels of Input-Output


- Level 3: Call a library function (C++, Java)
 - easy to do; abstracted from hardware; details hidden
 slowest performance
- Level 2: Call an operating system function
 - specific to one OS; device-independentmedium performance
- Level 1: Call a BIOS (basic input-output system) function
 - may produce different results on different systems
 - knowledge of hardware required
 - usually good performance
- Level 0: Communicate directly with the hardware
 - May not be allowed by some operating systems

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples











Printing this Slide Show

To print this slide show with black characters on a white background, do the following:

- Select Print... from the File menu.
- Select Handouts in the Print what drop-down box.
- Select 2 or 3 in the Slides per page drop-down box.
- Select the Pure black and white check box (optional)
- Click on OK to begin printing.

Back to the title page

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003. Web site Examples